## CBCS

## EL-1: Basics of Electronics

## Digital Electronics

## Presented By:

## Dr. Anil Kumar Verma

SOS in Electronics \& Photonics
Pt. Ravishankar Shukla University, Raipur (CG)

## Introduction

The binary number system can be visualized as one having two discrete states. The term binary can represent any two-state device. The two states of a binary system are designated by symbols 0 and 1 . For instance, you can represent the OFF and ON states of an electrical circuit by these two symbols. If 1 represents the ON state; 0 can represent the OFF state. It really depends on the convention we choose to adopt. We can also adopt 0 for the ON state and 1 for the OFF state.

In digital electronics the binary system of representation is used mainly because the two states in the binary system are very specific and convenient to adopt. We can also represent voltage levels in the binary system. Consider the following representation of voltage levels in the binary system :

13 July 2021

## Logic Plarity

We have, earlier on, briefly referred to logic polarity. While mostly positive logic is normally employed in designing logic circuits, there are, however, some instances when negative logic is found more convenient. There are also some systems which use both positive and negative logic. By and large most of the systems use positive logic. This implies that +5 V means logic 1 level and 0 V represents logic 0 level. In actual practice, however, it is not possible to achieve these voltage levels precisely. Logic circuits are therefore so designed that voltages exceeding 2.5 V are taken to be High (logic 1), and voltages less than 0.8 V are considered to be Low (logic 0).

Figure 1.1 shows the voltage level requirements for positive logic and Fig. 1.2 shows the voltage level requirements for negative logic.


Fig. 1.1. Logic levels for positive logic.


Fig. 1.2. Logic levels for negative logic.

## What is Logic Gate?

\& Logic gates are electronic digital circuit that can perform logic functions. Commonly expected logic functions are already having the corresponding logic circuits in Integrated Circuit (I.C.) form.
\& 1.C. may be SSI,LSI,MSI, VLSI etc. depending upon no. of component used.

## Types

$\checkmark$ Basic gates:
AND, OR , NOT
$\checkmark$ Universal gates: NAND, NOR
$\checkmark$ Arithmetic/Advanced gates: Exclusive-OR(Ex-OR /XOR) Exclusive-NOR(Ex-NOR IXNOR)

## AND Gate

\& In order for current to flow, both switches must be closed.
a Logic notation $\mathrm{C}=\mathrm{A} \cdot \mathrm{B}$ or $\mathrm{C}=\mathrm{AB}$ )
Truth Table(T.T.)
a Symbol

a Switching Circuit:

| $A$ | $B$ | $C$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



## IC 7408


$\square_{\text {IP }} \square_{\text {OPP }} \square_{\text {+Ve }} \square_{\text {Giound }}$


## OR Gate

*Current flows if either switch is closed a Logic notation C=A + B

Symbol:


Switching Circuit:


B

## Truth Table(T.T.)

| $A$ | $B$ | $C$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



## IC 7432




## Properties of AND and OR

* Commutation

$$
\begin{aligned}
& \therefore A+B=B+A \\
& A \cdot B=B \cdot A
\end{aligned}
$$



## Properties of AND and OR

*Associative Property

$$
a A+(B+C)=(A+B)+C
$$



$A \cdot(B \cdot C)=(A \cdot B) \cdot C$

13 July 2021


## Properties of AND and OR

- Distributive Property

$$
\begin{aligned}
& a A+B \cdot C=(A+B) \cdot(A+C) \\
& a A+B \cdot C
\end{aligned}
$$



| $A$ | $B$ | $C$ | $Q$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

## Distributive Property

$(A+B) \cdot(A+C)$


| $A$ | $B$ | $C$ | $Q$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

## Inversion (NOT)

## Logic Symbol:



Logic Expression:

$$
\mathrm{Q}=\overline{\mathrm{A}}
$$

Truth Table:


## IC 7404



## NAND (NOT+AND)



$$
\mathrm{Q}=\overline{\mathrm{A} \cdot \mathrm{~B}}
$$



## Universality of NAND gate

As Not gate:


As OR gate:


As AND gate:

## NOR (NOT+OR)



$$
\mathrm{Q}=\overline{\mathrm{A}+\mathrm{B}}
$$

| $A$ | $B$ | $Q$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

## Universality of NOR gate

As Not gate:


As OR gate:


As AND gate:


NAND IC:


NOR IC:


## Exclusive OR (XOR)



* Either A or B, but not both
* This is sometimes called the inequality detector, because the result will be 0 when the inputs are the same and 1 when they are different.
* The truth table is the same as for

| $A$ | $B$ | $S$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 | S on Binary Addition. $S=A \quad B$

13 July 2021

## Getting the XOR

Two ways of getting $S=1$

## $\mathrm{A} \cdot \overline{\mathrm{B}}$ or $\overline{\mathrm{A}} \cdot \mathrm{B}$

| $A$ | $B$ | $S$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

Circuit for XOR
$\mathrm{A} \oplus \mathrm{B}=\overline{\mathrm{A}} \cdot \mathrm{B}+\mathrm{A} \cdot \overline{\mathrm{B}}$


## Exclusive NOR



$$
\mathrm{Q}=\overline{\mathrm{A} \oplus \mathrm{~B}}
$$

| $A$ | $B$ | $Q$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## SUMMARY TABLE OF LOGIC GATES

| Name | Symbol | Function | Truth Table |
| :---: | :---: | :---: | :---: |
| AND |  | $\begin{aligned} X & =A \cdot B \\ & \text { or } \\ X & =A B \end{aligned}$ | A $B$ $X$ <br> 0 0 0 <br> 0 1 0 <br> 1 0 0 <br> 1 1 1 |
| OR |  | $X=A+B$ | A B X <br> 0 0 0 <br> 0 1 1 <br> 1 0 1 <br> 1 1 1 |
| NOT | $A>0-x$ | $\mathrm{X}=\mathrm{A}^{\prime}$ | A $X$ <br> 0 1 <br> 1 0 |
| Buffer | P | $\mathrm{X}=\mathrm{A}$ | A $X$ <br> 0 0 <br> 1 1 |
| NAND |  | $X=(A B)$, |    <br> $\mathbf{A}$ $B$ $X$ <br> 0 0 1 <br> 0 1 1 <br> 1 0 1 <br> 1 1 0 |
| NOR |  | $X=(A+B)^{\prime}$ |    <br> $A$ $B$ $X$ <br> 0 0 1 <br> 0 1 0 <br> 1 0 0 <br> 1 1 0 |
| XOR <br> Exclusive OR |  | $\begin{gathered} X=A \oplus B \\ \text { or } \\ X=A^{\prime} B+A B^{\prime} \end{gathered}$ | A B X <br> 0 0 0 <br> 0 1 1 <br> 1 0 1 <br> 1 1 0 |
| XNOR <br> Exclusive NOR or Equivalence |  | $\begin{gathered} X=(A \oplus B)^{\prime} \\ \text { or } \\ X=A^{\prime} B^{\prime}+A B \end{gathered}$ | A B X <br> 0 0 1 <br> 0 1 0 <br> 1 0 0 <br> 1 1 1 |

## Two types of digital logic circuits

* Combinational logic circuits(e.g. HA,FA etc.) a Output depends only on its input at that time.

* Sequential logic circuits( e.g. Flip-flop etc) a Output depends both on
©its previous output and
Gits input at that time



## BASIC LOGIC BLOCK - GATE

*Types of Basic Logic Blocks
$\checkmark$ Combinational Logic Block
Logic Blocks whose output logic value depends only on the input logic values
e.g. Adder, Subtractors, Multiplexer, Demultiplexer etc.
$\checkmark$ Sequential Logic Block
Logic Blocks whose output logic value depends on the input values and the state (stored information) of the blocks
e.g. Flip Flop, Counter, Registers etc.
\& Functions of Gates can be described by

- Truth Table
- Boolean Function
- Karnaugh Map


## Binary Addition: Half Adder(HA)

| A | B | S | C(carry) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Notice that the carry results are the same as AND

$$
C=A \cdot B
$$

And Sum results are the same as XOR

$$
S=A \operatorname{xor} B
$$

## Circuit for a Half Adder



Called a half adder because we haven't allowed for any carry bit on input. In elementary addition of numbers, we always need to allow for a carry from one column to the next.

$$
\frac{18}{25} \begin{aligned}
& 3 \text { (plus a carry) }
\end{aligned}
$$

## Full Adder

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | C IN | C OUT | S |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

## Full Adder Circuit



## Thanks!

